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ABSTRACT 
A mixed synchronous/asynchronous digital controller for high performance DC-DC converters is 
presented. The control architecture is quite simple, being based on the use of two digital-to-analog 
(DAC) converters with low resolution (7 bits). A new control algorithm exploits digitally generated 
current and voltage ramps in order to completely suppress quantization effects, despite the low 
resolution of the DACs. This algorithm, combined with the mixed synchronous/asynchronous control 
logic, makes the converter to behave in an analog-like fashion. 
The digital controller has been implemented into a small, commercially available FPGA device and 
tested on a prototype single-phase buck converter operating at the switching frequency of 500 kHz. 
Output voltage tolerance within ± 0.5%, along with complete absence of quantization effects and fast 
transient response are experimentally demonstrated. The control architecture can be easily extended to 
multiphase converters. The features and the performance of the proposed architecture make it a 
valuable alternative for the control of DC/DC converters with tight voltage tolerance. Based on this 
new architecture, it has been designed a monolithic VRM controller by using the BCD VI 
(Bipolar, CMOS, DMOS) technology available from ST-Microelectronics. The controller is 
able to drive up to six phases and it is fully compliant with VRM10/11 Intel specifications. 
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I. INTRODUCTION 
Control of switchmode power supplies has been traditionally implemented using analog 
components for their low cost, high bandwidth, and proven technology. In recent years, there 
has been a growing interest in the implementation of digital control concepts in high 
frequency, low-to-medium power DC-DC converters. Digital control is well recognized for its 
flexibility and programmability, reduced design time, less susceptibility to aging and better 
noise immunity, ability to handle complex control schemes and to implement communication 
functions for fault and status information, easy reconfigurability for different applications [1-
5]. Most of the digital controllers proposed so far are derived from the traditional voltage-
mode analog controller [5]. An Analog-to-Digital Converter (ADC) is used to digitize the 
output voltage; a discrete-time control law calculates the duty-cycle and a Digital Pulse Width 
Modulator (DPWM) generates fixed-frequency signals for the power switches. The 
quantization arising from the finite word length of both ADC and DPWM produces 
undesirable effects on the output voltage, such as steady state errors and limit-cycle 
oscillations [6]. A longer word length would give better accuracy, but at the expense of a 
higher cost and complexity of the controller. For this reason, the current trend toward lower 
supply voltages and tighter voltage regulation is pushing the need for new digital control 
architectures that allow for reduced system complexity, while keeping high performance. 
We have recently proposed a low-complexity digital control architecture, which employs only 
two Digital-to-Analog Converters (DACs) with low resolution (7 bits) [7-9]. The control 
architecture is based on a combination of current programming and variable frequency 
operation, and it exploits an original control algorithm to reduce quantization effects.  
In this paper, we present an improved digital control algorithm capable of completely 
suppressing quantization effects, despite the use of low resolution DACs. 
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The key feature of the new control algorithm is the generation of a digital current ramp. This 
feature, combined with mixed synchronous/asynchronous control logic, makes the converter 
to behave in an analog-like fashion. 
The paper is organized as follows: in Section II, we describe the new architecture and the 
control algorithm with reference to steady state and dynamic operation. The key features of 
the controller are highlighted and the design criteria are discussed. Experimental results are 
reported in Section III. Based on this new architecture, it has been designed a monolithic 
VRM controller by using the BCD VI (Bipolar, CMOS, DMOS) technology available from 
ST-Microelectronics. The controller is able to drive up to six phases and it is fully compliant 
with VRM10/11 Intel specifications. The integration is described in Section IV.  
II. DIGITAL CONTROL ARCHITECTURE 
A simplified block diagram of the digital controller applied to a single-phase buck 
converter is shown in Fig.1.  
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Fig.1  Simplified block diagram of the control architecture applied to a single-phase buck 
converter. 
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The error voltage, Verr=(Vout - Vref), is compared to the reference signal generated by a first 
DAC (DACV). DACV generates a bottom voltage level, Vlow, on which a voltage ramp with 
positive slope, SlopeV, is superimposed. The voltage ramp is generated digitally by 
incrementing the DACV input code at the clock frequency, fck. As soon as the DACV output 
voltage exceeds Verr, the voltage ramp is reset. The inductor current is sensed and compared to 
a current reference signal generated by a second DAC (DACI). DACI generates a peak 
current level, Ipk, on which a current ramp with negative slope, -SlopeI, is superimposed. 
Similarly to DACV, the current ramp is generated digitally by decrementing the DACI input 
code at the clock frequency fck. The current ramp is reset as soon as the inductor current 
exceeds the DACI reference signal. 
Based on the status of the logic signals CompI and CompV, generated by the comparators, the 
digital core provides suitable control signals to the switches S1 and S2.  The control laws can 
be summarized as follows: 
- when the inductor current exceeds the reference signal generated by DACI (i.e., 
CompI="1"), switch S1 is opened and switch S2 is closed (PWM=OFF); 
- when the reference signal generated by DACV exceeds the error voltage Verr (i.e., 
CompV="1"), switch S1 is closed and switch S2 is opened (PWM=ON). 
It must be pointed out that the PWM signal is driven asynchronously, i.e., transitions are 
initiated by events (change of the status of CompI and CompV), and not by the system clock. 
Conversely, the beginning and the end of the digital ramps are synchronous with the system 
clock. This mixed synchronous/asynchronous control logic is a key feature of the controller, 
which is exploited for completely suppressing quantization effects. 
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A. Steady state operation  
The main signals of the controller operating at constant load current are shown in Fig. 2. Fig. 
2a shows the inductor current IL, the average inductor current <IL>, and the reference current 
generated by DACI, as a function of time. Fig. 2b shows the error voltage Verr and the voltage 
signal generated by DACV. The DAC outputs are slightly filtered, such that each step of the 
digital ramps has an exponential shape. For the sake of simplicity, the digital ramps will be 
considered linear: the effect due to their real shape will be considered later. 
The steady-state average inductor current <IL> and output voltage Vout are given by: 
Verr = (Vout - Vref)
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Fig.2 Current (a) and voltage (b) waveforms in steady state operation. 
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where D is the converter duty cycle, Tsw is the converter switching period, τon and τoff are, 
respectively, the turn-on and turn-off delays of the high-side switch S1, and τ is the delay 
between the asynchronous switch-on command to S1 and the synchronous reset of the voltage 
ramp. It is worth noting that the switching period is discrete, being an integer multiple of the 
clock period, Tck. In the implemented converter, the ramps are generated by 
increasing/decreasing the DAC input by one Least Significant Bit (LSB) each clock period. 
Therefore, SlopeI=LSBDACI/Tck and SlopeV=LSBDACV /Tck. 
B. Dynamic operation 
As the load current exceeds the average inductor current, the error voltage lowers. This makes 
the average inductor current to increase due to the increase of the delay τ and the reduction of 
the switching period. We investigate these two mechanisms separately, by first assuming 
|∆Verr|< LSBDACV. In this case, the switching period of the converter and the current ripple 
amplitude do not change. However (see equation 1), the variation of the delay τ makes the 
average inductor current to increase, until it balances exactly the load current. By looking at 
Fig. 2a, it can be easily realized that when τ increases, the inductor current waveform shifts 
upwards rigidly. If ∆τ=Tck, the average inductor current increases by SlopeI•Tck=LSBDACI. 
Therefore, a continuous interval of average inductor current ∆<IL> = LSBDACI can be 
provided at a fixed switching period, due to the variation of the delay τ. This result is 
independent of the actual shape of the current ramp.  
If the load current increase is such that |∆Verr| > LSBDACV , the switching period drops to the 
next available discrete value (Fig. 3). In order to evaluate separately the effect due to the 
reduction of the switching period, we assume that the delay τ  does not change. In this case, 
the increase of the average inductor current is given by: 
( )ckckoutnL1nL TDSlopeITL 2
D)(1V
II ⋅⋅+−=><−>< −           (3) 
 7
Note that the variation of the switching period makes <IL> to vary discretely.  
By combining the two mechanisms described above, it turns out that a continuous interval of 
currents ∆<IL> = LSBDACI (arising from the variation of the delay τ) is associated to each 
discrete current level <IL>n (due to the discrete variation of the switching period). As  
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Fig.3  Current (a) and voltage (b) waveforms for two different switching periods separated 
by Tck.  
 
illustrated in Fig. 4, the converter can provide a continuous range of currents if there is an 
overlap among current intervals associated to adjacent current levels.  
Overlap is ensured if: 
DACInL1nL LSBII <><−>< −                   (4) 
that is, if:  
  T
L 2
VLSB ckoutDACI > , i.e., L 2
VSlopeI out>                 (5) 
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Fig.4 Overlap between current intervals associated to adjacent current levels. 
 
In essence, if inequality 4 holds, the delay τ and/or the switching period self adjust such that 
the average inductor current exactly matches the load current. The system has always a stable 
state thus preventing limit-cycle oscillations. 
By means of this current self-regulation mechanism, the control system is able to react both to 
positive and negative load transients. The extent to which the average inductor current can be 
varied, however, depends on the allowed switching period interval, ∆Tsw. 
In practical systems, the switching period modulation must be limited to a small interval ∆Tsw 
= ± hTck centered around a nominal period Tswo. If the allowed ∆Tsw is not sufficient to 
guarantee the requested current variation, the peak current level Ipk generated by DACI must 
be correspondingly varied [7,8].  
The digital controller updates the DACI output level by comparing the measured switching 
period Tsw with the nominal switching period Tswo. In practice, the difference (Tsw – Tswo) is 
measured by counting the number of clock periods elapsed between the start and stop of the 
digitally generated voltage ramp. If (Tsw – Tswo) stays within the allowed ∆Tsw, no action is 
taken. Otherwise, the DACI output is varied by a number of levels given by:  
( )
ck
swswo
update T
TT
N
−=                       (6) 
As highlighted in ref. [8], (Tsw – Tswo) can be considered as the error signal of control system. 
The control algorithm updates the peak current level proportionally to the switching period 
error, with a user-defined dead-zone ∆Tsw. In essence, the digital control implements a 
proportional algorithm that acts to keep the switching period within the allowed range.  
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It is worth noting that the controller can be even operated at constant switching frequency, 
that is, ∆Tsw=0. In this case, when the peak current level Ipk is kept fixed, the average inductor 
current <IL> can be continuously varied within an interval ∆<IL> = SlopeI•Tck, by modulating 
the delay τ. When Ipk is updated by one LSB at a constant τ, the average inductor current is 
correspondingly increased/decreased by LSBDACI . Overlap among current intervals associated 
to adjacent values of Ipk, i.e., current continuity, is ensured if: 
DACIckL LSBT SlopeII >⋅>=<∆                    (7) 
that is, if:  
ck
DACI
T
LSBSlopeI >                         (8) 
Note that if SlopeI=LSBDACI/Tck there is contact, but no overlap, between two adjacent 
current intervals. The system works at the boundary between stable and unstable operation. In 
order to make the controller more robust, SlopeI must be at least doubled, i.e., 
SlopeI=2•LSBDACI/Tck. 
C. Adaptive Voltage Positioning 
Adaptive Voltage Positioning (AVP) [10], also known as “droop function”, can be easily 
included in our control system by forcing any variation of DACI to be tracked by a 
corresponding variation of DACV [7,8]. More precisely, if Ipk is increased by ∆Ipk, Vlow should 
be correspondingly decreased by ∆Vlow and vice versa. In fact, a variation ∆Vlow of the voltage 
level Vlow produces an identical variation ∆Vout of the output voltage, since ∆Vout =∆Verr =∆Vlow 
(see equation 2). 
In the present implementation, both DAC outputs are changed by the same number of levels, 
so that the droop resistance, Rdroop, is given by [8]: 
SlopeI
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∆
∆
∆               (9) 
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Accordingly, the output voltage Vout is positioned at  
outdrooprefout IRVV −=                       (10) 
where the optimal value of Rdroop is equal to the Equivalent Series Resistance (ESR) of the 
filter capacitor. 
D. Load regulation 
Load regulation analysis is similar to that given in ref. [8], with the only difference being the 
presence of the current ramp. Ideally, if the load current varies by ∆Iout, the output voltage is 
expected to vary by: 
outdroopout IRV ∆∆ −=                       (11) 
However, slight deviations from ideality are expected for small load variations, where DACV 
and DACI outputs are not changed and the output current is adjusted just by varying the 
switching period Tsw, and the delay τ. In this condition, we obtain from equation 1: 
( )τ∆∆∆∆∆ −⋅⋅−−−=>=< swswoutoutL TDSlopeITL2
)D1(VII         (12) 
The small variations of Vout and D due to the AVP have been neglected, since they can be 
considered a second-order effect. 
If ideal AVP were implemented, a variation of the switching period would cause a variation 
of the output voltage given by: 
τ∆∆∆∆∆ ⋅−

 ⋅+−=−== SlopeVTDSlopeV
L2
)D1(VRIRVV swoutdroopoutdrooperrout idealideal
                              (13) 
In practice, a switching period variation, ∆Tsw, produces an effective output voltage variation 
that can be easily calculated by differentiating equation 2: 
( )τ∆∆∆∆ −⋅== swerrout TSlopeVVV effectiveeffective               (14) 
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The maximum error, ε, on the output voltage is therefore given by:  


 −−−⋅⋅=−=
L2
)D1(VR)D1(SlopeVT)VV( outdroopswoutout idealeffective ∆∆∆ε    (15) 
A more detailed analysis shows that an additional contribution to the error arises from the 
non-linear shape of the current and voltage ramps. The magnitude of this contribution 
depends on the value of D, τon , τoff and τ, and it has a worst-case value of LSBDACV. This is 
also true for the operation at fixed switching frequency (∆Tsw=0). 
E. Controller design criteria 
The most critical parameter to set is the clock period Tck. It must be sufficiently high to 
allow the application of the control algorithm specified by equation 6. Since the switching 
period is discrete, the minimum width of the allowed switching period variation ∆Tsw is given 
by 2Tck. Therefore: 
swo
ck
swo
sw
T
T2
T
T ≥∆                          (16) 
If we consider, for example, ∆Tsw/Tswo = ±5% and Tswo=2 µs (fswo = 500 kHz), we obtain 
Tck<100 ns (fck ≥ 10 MHz).  
Once Tck has been defined, LSBDACV can be determined by setting a maximum limit to the 
voltage error ε.  If, for instance, ε < 0.1%, Rdroop = 5mΩ, Vout = 1.5 V, D = 0.125, L = 300 nH, 
Tck=30ns we obtain, from equation 15, LSBDACV < 1.5 mV. The size of LSBDACI  follows from 
equation 9. Once LSBDACI is set, the inductance L must be suitably designed in order to satisfy 
inequality 5. 
Details for proper design of Vref and the zero-load value of Vlow can be found in ref. [8]. 
Finally, the resolution in bits of DACI and DACV can be defined based on the output current 
dynamic of the converter and the value of the droop resistance. 
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F. Extension to multiphase converters 
A digitally controlled multiphase converter can be simply derived from the single-phase 
converter described above, by resorting to a master-slave architecture [8]. Each slave (phase) 
is a buck converter that receives two signals from the master controller: a reference current 
signal, generated by DACI and a turn-on signal. The slave is operated in peak-current mode: 
it turns off when the inductor current reaches the reference signal and it turns on when it 
receives the corresponding signal from the master controller. The master controller senses the 
output voltage level and activates one phase each time the error voltage Verr intercepts the 
DACV output voltage. Phases are activated cyclically. If there are N slaves, each slave works 
at a switching frequency of fsw/N, where fsw is the frequency of the voltage ramp produced by 
DACV.  Due to this simple algorithm for phase activation, the switching period is an integer 
multiple of NTck. It follows that the separation between two adjacent average current levels 
(see equation 3) is given by: 
( )ckckoutkL1kL TNDSlopeINTL 2
D)(1V
II ⋅⋅⋅+−=><−>< −         (17) 
The converter can provide a continuous range of currents if inequality 4 is satisfied, that is, if:  
L 2
V
D)N-(1
)D1(N SlopeI out⋅
−>                       (18) 
It is worth noting that inequality 18 cannot be satisfied for any value of SlopeI if ND>1. 
However, in the most common applications D ranges from 10% to 20%, thus allowing for the 
control of multiphase converters with up to 5 phases. In order to avoid this limitation the 
controller may work at fixed frequency, hence the current can be continuously varied within 
an interval ∆<IL> = SlopeI•Tck by modulating  the delay τ. 
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III. EXPERIMENTAL RESULTS 
The digital controller was tested on a prototype buck converter having the following 
parameters: C = 2mF, ESR ∼ 5 mΩ, L = 600 nH, fswo = 500 kHz, Vin =12 V, Vout = 1.5V. AVP 
was programmed to obtain a droop resistance of about 5 mΩ. The control algorithm was 
developed in VHDL and then implemented into a FPGA device (Xilinx, Virtex XCV 50) 
operated at fck = 30MHz; the whole digital circuit requires about 2000 equivalent gates. Two 
D/A converters (BurrBrown DAC2904) operating at 7 bits have been used for implementing 
DACI and DACV, with LSBDACI=170mA and LSBDACV=0.9 mV.  
We first performed steady-state measurements, in order to demonstrate the complete 
suppression of limit-cycles. Fig. 5a shows the histogram the switching period of the converter 
operating at a constant load current of 5 A, with ∆Tsw=±3Tck. The histogram collects about 
20000 measurements. Note that the switching period is quite sharp: there is no evidence at all 
of the presence of limit-cycle effects. The same result has been obtained by varying the load 
current between 0 and 15 A and by forcing different values of ∆Tsw. 
For comparison, we performed the same measurement by removing the current ramp. As 
shown in Fig. 5b, two peaks separated exactly by Tck appear in the histogram. This is 
consistent with the conclusions drawn in ref. [8], where we showed that the converter is not 
Fig.5 Time distribution of the switching period, Tsw: (a) current ramp enabled; (b) 
current ramp disabled. 
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able to produce a continuous range of average inductor currents. When the load current does 
not match the discrete output current available from the converter, a limit cycle oscillation 
sets up. The switching period oscillates between mTck and (m+1)Tck and the duty-cycle of the 
oscillation is such that the average inductor current balances the output current. 
Fig. 6 shows the response of the converter to a slow load transient (3•103 A/s) of 10A. 
Measurements were performed by using an active load (Chroma mod.63102). Fig. 6a shows 
the current transient. Fig. 6b, c, d show, respectively, the output voltage transient with ∆Tsw = 
0, ∆Tsw = ±Tck , ∆Tsw = ±3Tck. 
 
a)
b)
c)
d)
2 A   
10 mV
I o   
V o   
V o   
V o   
10 mV
10 mV
∆Tsw = 0 
∆Tsw = ± Tck 
∆Tsw = ± 3 Tck 
0.2 ms  
 
Fig.6 Response of the converter to a slow load transient of 10 A.  
 
As expected, in all cases the average slope of the output voltage is consistent with the droop 
resistance. The response is almost ideal for the case ∆Tsw = 0, while a small ripple (barely 
observable in Fig. 2c, more evident in Fig. 2d and 2e), is present when ∆Tsw ≠ 0. This ripple is 
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due to current regulation mechanism explained in Section II and its amplitude can be exactly 
predicted by using equation 15. It is worth noting that in all measurements the output voltage 
tolerance is well within ±0.5% of the nominal value. 
Fig. 7 shows the response of the converter to a fast load transient is from 0 A to 15 A. A 
nearly ideal voltage step of about 80 mV is generated in response to the transient. The limited 
current slew-rate and the small undershoot on the trailing edge of the output voltage 
waveform are due to the active load. It must be pointed out that, even with fast current 
transients, the output voltage tolerance stays within ±0.5%. 
5 A 
Io 
Vo 
20 mV 
50 µs 
 
Fig.7 Response of the converter to a fast load transient from 0A to 15 A.  
 
IV. INTEGRATION 
Based on this new architecture, a VRM controller has been designed a monolithic by using 
the BCD VI (Bipolar, CMOS, DMOS) technology available from ST-Microelectronics. The 
controller is able to drive up to six phases and it is fully compliant with VRM10/11 Intel 
specifications. The block diagram of the controller is presented in Fig 8.  
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Fig.8 Application and block diagram of the controller 
 
It has been used Seven D/A converters operating at 8 bits with adjustable LSB by choosing 
the two resistor RsenseI/V, indicated in Fig. 8, for implementing DACI (one for each phase) 
and DACV. In this way is possible to set up the maximum output current for each phase and 
the droop resistor of the VRM. Offsets of the analog front-end are compensated by an 
automatic test during the startup of the device. In this period the measure of offsets is 
obtained by measuring the zero-crossing of the comparators (COMPI, COMPV) while D/A 
converters are generating a ramp. To improve the accuracy performance the controller 
implements an A/D conversion of the distance from the peak current to the average current of 
each phase. The analog to digital conversion is implemented by the DACI during the Toff of 
the PWM wave.    
The drivers for the power MOSFETs are included in the IC scheme, they work at 5V and use 
37% of the total area of the controller. The others principal parts of the chip are: the analog 
part, which is large the  13.2% of the chip, and the digital part which is large the 13.1%, as 
described in Fig 9. The rest of the area is occupied by service blocks like the oscillator, VID 
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D/A converter, voltage and current references, PROM memory for precision trimming, pads 
and ESD protection. 
 
 
Fig.9 Floor plan and chip area consumption 
 
V. CONCLUSIONS 
 A mixed synchronous/asynchronous digital controller for DC-DC converters was 
proposed. The main features of the controller are: i) reduced complexity, thanks to the use of 
two low-resolution (7 bits) DACs; ii) control algorithm designed for suppressing quantization 
effects in spite of the low resolution; iii) fully reconfigurable digital architecture. 
The control algorithm was developed in VHDL and synthesized to approximately 2000 
equivalent gates into a small, commercially available FPGA. The main parameters of the 
controller (droop/no-droop, droop value, switching frequency, switching frequency tolerance) 
are fully programmable. 
The digital controller was experimentally verified on a single-phase buck converter in order to 
validate the design approach and to demonstrate the key features. The suppression of limit-
cycle oscillations, along with an output voltage tolerance within ± 0.5% and fast transient 
response was demonstrated.  
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The proposed digital control architecture can be easily extended to multiphase converters. The 
features and the performance of this architecture make it a valuable alternative for the control 
of DC/DC converters with tight voltage tolerance. 
Finally an integrated realization in BCD 0.35µm technology of the controller has been 
illustrated. 
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